Transcend TS64MSD64V3J Datasheet Page 11

  • Download
  • Add to my manuals
  • Print
  • Page
    / 12
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 10
T
T
T
S
S
S
6
6
6
4
4
4
M
M
M
S
S
S
D
D
D
6
6
6
4
4
4
V
V
V
3
3
3
J
J
J
200PIN DDR333 Unbuffered SO-DIMM
512MB With 64Mx8 CL2.5
Transcend Information Inc.
11
Serial Presence Detect Specification
Serial Presence Detect
Byte No. Function Described Standard Specification Vendor Part
0 # of Bytes Written into Serial Memory 128bytes 80
1 Total # of Bytes of S.P.D Memory 256bytes 08
2 Fundamental Memory Type DDR SDRAM 07
3 # of Row Addresses on this Assembly 13 0D
4 # of Column Addresses on this Assembly 11 0B
5 # of Module Rows on this Assembly 1 bank 01
6 Data Width of this Assembly 64bits 40
7 Data Width of this Assembly 0 00
8 VDDQ and Interface Standard of this Assembly SSTL-2 04
9 DDR SDRAM Cycle Time at CAS Latency=2.5 6.0ns 60
10 DDR SDRAM Access Time from Clock at CL=2.5
±0.70ns
70
11 DIMM configuration type (non-parity, Parity, ECC) NON-ECC 00
12 Refresh Rate Type 7.8us/Self Refresh 82
13 Primary DDR SDRAM Width X8 08
14 Error Checking DDR SDRAM Width - 00
15 Min Clock Delay for Back to
Back Random Column Address
tCCD=1CLK 01
16 Burst Lengths Supported 2,4,8 0E
17 # of banks on each DDR SDRAM device 4 bank 04
18 CAS Latency supported 2, 2.5 0C
19 CS Latency 0 CLK 01
20 WE Latency 1 CLK 02
21 DDR SDRAM Module Attributes
Differential
Clock Input
20
22 DDR SDRAM Device Attributes : General
+/-0.2V voltage
tolerance
00
23 DDR SDRAM Cycle Time CL=2.0 7.5ns 75
24 DDR SDRAM Access from Clock CL=2.0
±0.70ns
70
25 DDR SDRAM Cycle Time CL=1.5 - 00
26 DDR SDRAM Access from Clock CL=1.5 - 00
27 Minimum Row Precharge Time (tRP) 18ns 48
28 Minimum Row Active to Row Activate delay (tRRD) 12ns 30
29 Minimum RAS to CAS Delay (tRCD) 18ns 48
30 Minimum active to Precharge time (tRAS) 42ns 2A
31 Module ROW density 512MB 80
32 Command/Address Input Setup Time 0.8ns 80
33 Command/Address Input Hold Time 0.8ns 80
34 Data Signal Input Setup Time 0.45ns 45
35 Data Signal Input Hold Time 0.45ns 45
36-61 Superset Information - 00
62 SPD Data Revision Code - 00
63 Checksum for Bytes 0-62 - 61
64-71 Manufacturers JEDEC ID Transcend 7F, 4F
Page view 10
1 2 ... 6 7 8 9 10 11 12

Comments to this Manuals

No comments