Transcend TS32MLS64V6D Datasheet Page 7

  • Download
  • Add to my manuals
  • Print
  • Page
    / 11
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 6
T
T
T
S
S
S
3
3
3
2
2
2
M
M
M
L
L
L
S
S
S
6
6
6
4
4
4
V
V
V
6
6
6
D
D
D
168PIN PC133 Unbuffered DIMM
256MB With 16Mx8 CL3
Transcend Information Inc.
7
AC OPERATING TEST CONDITIONS (VDD = 3.3V±0.3V, TA = 0 to 70°C)
Parameter Value Unit
AC Input levels (Vih/Vil) 2.4/0.4 V
Input timing measurement reference level 1.4 V
Input rise and fall time tr/tf=1/1 ns
Output timing measurement reference level 1.4 V
Output load condition See Fig. 2
Output
(Fig. 1) DC Output Load Circuit
3.3V
1200 Ohm
50pF
870 Ohm
V
OH
(DC)=2.4V, I
OH
=-2mA
V
OL
(DC)=0.4V, I
OL
=2mA
Output
(Fig. 2) AC Output Load Circuit
Vtt=1.4V
50 Ohm
50pF
Z0=50 Ohm
OPERATING AC PARAMETER (AC operating conditions unless otherwise noted)
Parameter Symbol Value Unit Note
Row active to row active delay tRRD(min) 15 ns 1
/RAS to /CAS delay tRCD(min) 20 ns 1
Row precharge time tRP(min) 20 ns 1
tRAS(min) 45 ns 1 Row active time
t
RAS(max) 100 us
Row cycle time
t
RC(min)
65 ns 1
Last data in to row precharge tRDL(min) 2 CLK 2
Last data in to Active precharge tDAL(min) 2 CLK + tRP -
Last data in to new col. address delay tCDL(min) 1 CLK 2
Last data in to burst stop tBDL(min) 1 CLK 2
Col. address to col. address delay tCCD(min) 1 CLK 3
Number of valid output data CAS latency=3 2 ea 4
Note:
1. The minimum number of clock cycles is determined by dividing the minimum time required with
clock cycle time, and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
Page view 6
1 2 3 4 5 6 7 8 9 10 11

Comments to this Manuals

No comments